

# A Color Television Interface

## Easy — Versatile — Inexpensive

By William Rogers

The contents of this application note will cover many topics concerning the Video Display Generator; generalizing on some, baiting with others and specifying one complete project. First, I'll talk about why a versatile system is easy to build inexpensively. Then I'll turn to the performance abilities of the VDG and then mention two systems on either extreme. Fourth I'll enter into a software section including a demonstrating program, an expandable TV output display program (for an existing terminal) and a cursor program, which is the main software in this article, and is also expandable. Fifth comes the hardware section complete with an operational schematic for an Exorcisor compatible board. Other systems may function with the hardware as long as the proper signals are used.

Two new products built by Motorola help comprise a display interface circuit for the 525 line black and white televisions or the NTSC (National Television Standards Committee) standard color television sets. The Video Display Generator (MC6847), the Color TV Modulator (MC1372), some memory chips and approximately twelve passive discrete components coupled with an MC6800 microprocessor, or any other MPU (Microprocessor Unit) convert the display system into an active and intelligent terminal.

The ease of interconnection becomes apparent when constructing a system. Most pins have definite connections such as the data bus, the address bus, the analog outputs, the power pins, and the clock input. When using an MPU, the data and address buses need three-state buffers between the VDG's buses. The control pins may be hardwired or logically connected in some fashion making the degree of construction difficulty user definable. A pin similar to a memory chip's select allows three stating of the VDG's address bus and therefore accessibility to the display RAM by an MPU. The other three pins would probably not be used by hobbyist or consumer products houses unless an external character generator was required for a more sophisticated system. An example of a higher level system, which will not be discussed in this article, is the display of apparently 6K of RAM when only 1K of RAM exists in the system. The number of chips involved is decreased significantly using the VDG, therefore making a system easier to build.

Chip count also makes a system less expensive. One VDG costs about \$19.95, one TV modulator costs about \$4.42, eight 2102 1K x 1 RAMs cost approximately \$8.00, two QUAD three-state bus transceivers cost about \$5.40, and three HEX three-state buffers cost \$5.88 which add up to \$43.65. Add a few more dollars to that cost for discretes plus miscellaneous TTL for decoding and a complete display interface with alphanumeric, dense graphics and eight-color capability is achieved for less than \$50 on a single unit basis. Compared to \$250 up to a \$580 cost for boards and compared to the functionality of each board this is a substantial savings in a system investment.

\*Prices given are approximations only.

Versatility? The VDG has it! Depending on how a person views the concept of modes, the VDG has eleven major modes with a total of 27 distinguishable modes including all the variations. If three state is considered as a viable mode then add one more to the total count.

An explanation of some performance abilities will also back up the variability of the VDG. The circuit operates on +5 volts only, therefore keeping system cost down if no other parts require other power supplies. An on-board character generator has 64 ASCII characters and is user definable with a mask change. An External/Internal Horizontal Synchronization and Row Preset signals are provided for the timing of an external character generator. Eight colors: magenta, blue, orange, green, cyan (a light blue color), yellow, red and buff (an off-white looking color) plus black make up the color selection. The color information feeds into the modulator from two chrominance pins R-Y ( $\phi A$ ) and B-Y ( $\phi B$ ). The complete video information (synchronization pulses and data) for a black and white television set comes out on the luminance pin (Y). Eight control pins allow hardware or logic selectable modes.

The first major eleven modes is an Alphanumeric mode which can use the internal or external ROM (character generator) in either green or orange color and can use inverse or noninverse video. Inverse and noninverse simply refer to the characters being black on a colored background or colored on a black background. The screen is sectioned off into 32 characters by 16 character rows.

The second mode is Semigraphic-4. This mode has a choice of eight colors or black and is alphanumeric compatible. The compatibility in this case means the SG-4 mode requires the same amount of display RAM (512 bytes) and each byte or character fills up the same amount of display area on the television screen. In other words, an alphanumeric "A" could have that same area cut up into four blocks with any combination of those blocks lit up. The color choice is one color per character or memory location or byte depending on how you care to define the information.

Semographics-6 is the third mode and is basically the same as SG-4 except the blocks are cut up into six pieces and a choice of two four color sets must be made with the Color Set Select pin on the VDG.

The next eight modes are referred to as full graphics modes and have increasing density and memory requirements. The memory locations relate to an area on the screen as in all other modes. The next four modes mentioned will allow a choice of two four color sets. A 64 x 64 graphics mode is three horizontal lines by four pictels or dots that the VDG lights up. This mode requires one kilobyte of memory. A 128 x 64 mode uses two dot clocks by three horizontal lines and two kilobytes of memory. A 128 x 96 graphics mode is two dot clocks wide by two horizontal lines high and uses three kilobytes of memory space. A 128 x 192 graphics

mode requires six kilobytes for a two dot clock wide by one horizontal line high display.

The following four modes only turn a pictel on or off and the on portion can be either green or white depending on the voltage applied to the Color Set Select pin. The element sizes have already been given for three of these modes but the memory requirements are different.

The 128 x 64 mode requires one kilobyte of memory. The 128 x 96 mode requires 1.5 kilobytes of memory. The 128 x 192 mode requires three kilobytes of RAM. The final and most dense mode is the 256 x 192 graphics mode and requires six kilobytes of memory. This mode maps the memory one bit for one pictel on the television screen for a total of 49,152 bits. The density of this mode will allow development of your own alphanumericics of special characters and shapes.

For alphanumeric characters of the same size as those in the alphanumeric mode, a 5 x 7 character font, with one blank line horizontally and one blank line vertically between each character, a total of 44 characters per character row can be achieved with a total of 21 character rows. This would give an overall character font of 6 x 8. Refer to Table 1 for a breakdown of the VDG modes.

For further versatility the VDG may be purchased with the non-interlace or interlace mask option, the interlace version costing slightly more. For those unfamiliar with the term interlace, a television has a frame composed of two fields, each 262½ horizontal lines for a total of 525 lines displayed on the screen.

The first field scans from the upper left hand corner to the middle of the bottom line skipping every other line as the electron beam travels downward. The second field scans from the middle of the top line to the end of the bottom line filling in the lines the first field skipped over. The interlace version scans both fields while the non-interlace only scans every other line (basically field one).

A few reasons for the availability of the two versions to customers are: 1) the non-interlace is a steady display which has neither dot crawl nor zipper effect and does not flicker at a 30 Hz rate, but scans at a 60 Hz rate allowing for an almost unperceivable screen refresh; 2) the interlace version fills in between the lines resulting in a "fuller" or more complete looking picture; 3) by separation and synchronization of odd and even fields through some external circuitry, it is possible to overlay two entirely different pictures on the TV screen. An example of this would be to overlay alphanumeric characters at the bottom of the screen on newscasts or any other broadcasts in order for the deaf or hard of hearing to enjoy television programs and announcements.

The other part of the basic display circuitry is the MC1372 Color Television Video Modulator. The chip generates a composite modulated RF video signal for the television set. The modulation of channel 3 or 4 carrier waves is possible as well as the ability to accept a sound carrier.

There are a minimum of parts required to operate this device. It requires only a single 5-volt power supply and has a TTL compatible clock output (one LS-TTL load) which can have an adjustable duty cycle with the addition of a 10K ohm potentiometer on pin 3 between supply and ground. A 50% duty cycle is achieved with no connection on pin 3.

The output pulse is basically a square wave with a frequency of 3.58 MHz which is the same frequency as the chrominance subcarrier oscillator. The output clock pulse is phase shifted for feedback to the chip. The modulator output amplitude and polarity correspond to the voltage difference between the chroma bias or Color Reference pin (pin 6) and the two color pins  $\phi$ A and  $\phi$ B (pins 7 and 5). The Chroma Modulator Output (pin 8) provides the vectorial sum of  $\phi$ A and  $\phi$ B which is fed back into the Chrominance Input (pin 10) which then RF modulates the signal. The RF tank which determines the channel or RF oscillator frequency is between pins 13 and 14. The final modulated output is pin 12 and can then be interconnected to a television set.

# Heuristics

SpeechLink™

# 2000

---

## Talk To Your Computer . . .

- Voice data entry to the Apple® computer
- Voice control of your Apple® system
- User variable vocabulary (64 words and up)
- Applesoft & Integer Basic compatible with or without disk operating system

## Useful For . . .

- Collecting inventory data
- Running the Apple® as a terminal
- Controlling production test equipment (say "test 2")
- Menu selection of programs (say "stocks")
- Entering stock market data
- Educational programs for the kids (say "square")

See your computer dealer.

Model 2000 suggested retail price  
\$259, model 20A \$189.

**Heuristics**  
INC

1285 HAMMERWOOD AVENUE  
SUNNYVALE, CALIFORNIA 94086  
408/734-8532

Apple® is a registered trademark of Apple Computer Corporation

**Table 1.** Detailed Description of VDG Modes.

## TYPICAL MINIMUM AND MAXIMUM SYSTEMS

The VDG, a RAM or ROM (a ROM would be preferable since no MPU is around to store display data), and the linear modulator make a complete display system. Refer to Figure 1 for a basic display block diagram. The VDG is controlled by eight lines which may be hardwired, logically controlled through the use of TTL (Transistor Transistor Logic) and/or a PIA (Peripheral Interface Adaptor), or tied to the data lines of another block of RAM.

Before continuing, a brief explanation about the PIA is due. The MC6820 is a universal device for interfacing the MPU to peripheral instruments and equipment such as terminals, printers, cassette decks, keyboards, etc. with no or minimal external logic through two 8-bit bidirectional peripheral data buses and four handshake control lines.




Figure 1. Block diagram of a simple display system.

During system initialization each of the sixteen data lines may be individually programmed as an input or output with a number of variations available for the type of handshake, control, or interrupt needed. A brief discussion of the above VDG control methods will be discussed shortly. The VDG increments through the address bus to the display RAM or ROM. The memory in turn outputs data to the VDG which interprets each byte according to the input on the control lines. The VDG outputs the video information on one pin and the chrominance information on two other pins.

**Sync 1.0V**

**Blank 0.75V**

**Black 0.7V**

**White Low 0.62V**

**White Medium 0.5V**


**White High 0.38V**

Figure 2. Nominal Luminance Levels.

(See Figure 2 for nominal luminance levels; see Figures 3 and 4 for horizontal and vertical output waveforms from the VDG.) The MC1372 modulator puts out the needed RF to the antenna terminals of a color or black and white television set. The outputs of the VDG feed into the RF oscillator modulator, which not only develops the RF carrier and final composite video signal complete with color burst, but also generates a 3.58 MHz crystal controlled clock for the VDG.

Table 2. Recommended Chroma-Luma Signals

	Pin #9 Luminance Input (Vdc)	Pin #7 Color A (Vdc)	Pin #6 Color Ref. (Vdc)	Pin #5 Color B (Vdc)
<b>Sync</b>	1.0	1.5	1.5	1.5
<b>Blanking</b>	0.75	1.5	1.5	1.5
<b>Burst</b>	0.75	1.5	1.5	1.25
<b>Black</b>	0.70	1.5	1.5	1.5
<b>Green</b>	0.50	1.0	1.5	1.0
<b>Yellow</b>	0.38	1.5	1.5	1.0
<b>Blue</b>	0.62	1.5	1.5	2.0
<b>Red</b>	0.62	2.0	1.5	1.5
<b>Cyan</b>	0.50	1.0	1.5	1.5
<b>Magenta</b>	0.50	2.0	1.5	2.0
<b>Orange</b>	0.50	2.0	1.5	1.0
<b>Buff</b>	0.38	1.5	1.5	1.5




- NOTE:  
 1. The 3.58MHz Video must be in phase for every horizontal line, every field and every frame.  
 2. Horizontal timing non-interlaced option.

Figure 3. Video and Chrominance Output Waveform Relationships.

Refer to Table 2 for nominal chroma and luma input signals to the MC1372.

Now for a brief discussion on control methods. Hardwiring the control lines or using switches will allow manual operational control. The use of TTL or a PIA enables the user to switch modes on the fly under software control. This method must be under constant supervision of the MPU. The third method involves using twice as much RAM. Control RAM uses 8 bits and display data uses 8 bits (Figure 5). The MPU accesses two blocks of RAM, each 6K by 8 of bits making the available RAM look like 21K by 8 bits.


The software will initially have to know where mode information goes with respect to the display data. When the MPU is through reading and/or writing to the RAM, the VDG takes over and the blocks of RAM are simultaneously selectable by the VDG. This gives the MC6847 a memory block of 6K by 16 bits. This is allowing for a maximum system with a maximum amount of RAM. A reduction to 13 bits of RAM may be achieved by connecting some don't care data lines to



**Figure 4. Vertical Output Non-Interlaced Option.**

each other as in Figure 6, and if the Color Set Select pin is hardwired or connected otherwise (say to a PIA) then 6K by 12 bits would allow for a maximum system.

Table 3 decodes the pin connections for the various modes. Speaking of decoding, all the necessary signals for the maximum system are developed in Figure 5. The Read/Write and Enable signals are clocked with  $\phi_2$  and Valid Memory Address inputs. Selection of the upper and lower 8K memory blocks is available, but the user will need to decode the individual RAMs in each block if 8K RAMs are not available. Similar yet "smaller" systems could use 1K by 13 or 12 bits using this idea. All modes could still be used. The software program in ROM would keep the display system under con-



**Figure 5. Maximum System.**

# Our MacroFloppy™ goes twice the distance. For \$695.

Introducing the Micropolis MacroFloppy™:1041 and :1042 disk drive subsystems. For the S-100/8080/Z-80 bus. Packing 100% more capacity into a 5½-inch floppy disk than anyone else. 143K bytes, to be exact. For as little as \$695.

The MacroFloppy:1041 comes with the Micropolis Mod I floppy packaged inside a protective enclosure (without power supply). And includes an S-100 controller Interconnect cable. Micropolis BASIC User's Manual. A diskette containing Micropolis BASIC, and a compatible DOS with assembler and editor. The :1041 is even designed to be used either on your desk top, or to be integrated right into your S-100 chassis.

The MacroFloppy:1042 comes with everything the :1041 has, and more. Such as d.c. regulators, its own line voltage power supply, and, to top it off, a striking cover. Making it look right at home just about anywhere.

Both MacroFloppy systems are fully assembled, tested, burned-in, and tested again. For zero start-up pain, and long term reliability. They're also backed up by our famous Micropolis factory warranty.


And both systems are priced just right. \$695 for the MacroFloppy:1041 and \$795 for the MacroFloppy:1042.

You really couldn't ask for anything more.

At Micropolis, we have more bytes in store for you.

For a descriptive brochure, in the U.S. call or write Micropolis Corporation, 7959 Deering Avenue, Canoga Park, California 91304. Phone (213) 703-1121.

Or better yet, see your local dealer.



**MICROPOLIS™**  
More bytes in store for you.




Figure 6. VDC Mode Control Connections.

Table 3. VDG Mode Selection

D <sub>1</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	MODE
0	0	0	0	Internal Alpha Numerics
0	0	0	1	External Alpha Numerics
0	0	1	0	Internal Alpha Numerics Inverted
0	0	1	1	External Alpha Numerics Inverted
0	1	X	0	Semigraphics 4
0	1	X	1	Semigraphics 6
1	0	0	0	Graphics Mode 0
1	0	0	1	Graphics Mode 1
1	0	1	0	Graphics Mode 2
1	0	1	1	Graphics Mode 3
1	1	0	0	Graphics Mode 4
1	1	0	1	Graphics Mode 5
1	1	1	0	Graphics Mode 6
1	1	1	1	Graphics Mode 7

stant supervision. The program would need to determine the number of scan lines desired in any particular mode enabling ease of mode changing, where the memory address ought to be (as far as the VDG is concerned), and if object code is used, where it is and where it ought to go in memory.

These considerations as well as general housekeeping must be taken into account by the system's microprocessor. Another way of enhancing performance with fewer parts is to use a bi-phase method. If the VDG is used with a MC6800 family microprocessor then 6K of RAM could be displayed using only 1K of actual in-system RAM.

If the Interlaced VDG is used, a flip flop could choose between memory banks of 6K each (maximum type system — less memory could be used incorporating some of the other

# MetaFloppy™ goes beyond.

The Micropolis MetaFloppy™ gives you more than four times the capacity of anyone else's 5½-inch floppy. Because it uses 77 tracks instead of the usual 35.

The field-proven MetaFloppy, with thousands of units delivered, comes a complete family of models. And, like our MacroFloppy™ family of disk drives, MetaFloppy is designed for the S-100/8080/Z-80 bus.

For maximum capacity, choose our new MetaFloppy:1054 system. Which actually provides you with more than a million bytes of reliable on-line storage. For less money than you'd believe possible.

The MetaFloppy:1054 comes complete with four drives in dual configuration. A controller. Power supply. Chassis. Enclosure. All cabling. A new BASIC software package. And a DOS with assembler and editor. There's even a built-in Autoload ROM to eliminate tiresome button pushing.

If that's more storage than you need right now, try our MetaFloppy:1053, with 630,000 bytes on-line. Or our MetaFloppy:1043, with 315,000 bytes on-line. Either way, you can expand to over a million bytes on-line in easy stages, when you need to. Or want to.


In other words, if your application keeps growing, we've got you covered. With MetaFloppy.

The system that goes beyond the floppy.

For a descriptive brochure, in the U.S. call or write Micropolis Corporation, 7959 Deering Avenue, Canoga Park, California 91304. phone (213) 703-1121.

Or better yet, see your local dealer.

**MICROPOLIS™**  
More bytes in store for you.



ideas) allowing for smaller characters on the screen since it is now effectively twice as dense as before. The flip flop is toggled by the Field Synchronization pulse enabling different information to be displayed every field change instead of having the same dot for both fields, thus allowing mapping of 98,304 bits.

## SOFTWARE

Three programs are incorporated within. The first program shown in Listing 1 is extremely short and uses two modes: Alphanumerics and Semographics-4 mode. The data in the display memory is incremented every location to show the color and character capabilities. The alphanumerics inverted and non-inverted characters will appear first. Then two columns of four rows each with blocks of color will appear from left to right like this: green, yellow, blue, red, buff, cyan, magenta and orange. They will also appear in all the possible combinations of illumination. The VDG TEST program only loads up the display memory with successively incremented numbers and then returns control to the monitor program.

The second program shown in Listing 2 is a short piece of coding to demonstrate terminal possibilities. The program was written to run with a MIKBUG 2.0 monitor, therefore, the input routine is at \$F878. If an Exorcisor is being used, replace \$F878 with \$F015, the input without parity routine INCHNP. The program is extremely limited; it allows only alphanumeric characters (inverted and noninverted). This could use Semographics-4 if the user reconfigures the software for control characters putting the desired information into the display memory. In this instance the most significant bit, bit 7, indicates Alpha or Semographics-4.

The only special functions allowed are backspacing and escaping to the monitor. Other commands may easily be added by the user. Oddly enough the backspace key and the escape key were chosen for their respective functions. The program is not for a stand alone system; in other words the system used must already have a fully functional terminal. The program returns to the top left hand corner of the screen after the last character is input at the bottom right hand corner of the television screen.

This program may be added to quite easily. All the control characters should be checked over before any character is thrown into the display RAM and those comparisons and branches should be inserted at \$0222 between the BEQ ESC and STA A 00, X instructions. The actual code for implementation of each additional control character is placed after the ESC SWI instruction (ESC is the label and SWI is the mnemonic for the instruction Software Interrupt).




Figure 7. Block Diagram of VDG Board.

The third (and last) program is for cursor control. Again, if the Exorcisor is used change \$F878 to \$F015. The program is fairly well documented and explains itself. The cursor program assembly listing is shown in Listing 3.

The method for creating color graphics is as follows: First block off an existing picture and enlarge it on a similar screen-sized piece of graph paper. Second make a transparency of the enlarged picture and tape it over the television set. Finally use the cursor program to color in the appropriate colors behind the transparency.

## HARDWARE

The system used is either an EXORCISOR or an EXORCISOR Compatible System such as a MIKBUG 2.0 controlled D2 Kit. The block diagram of the existing hardware is depicted in Figure 7. The display board interface to the Exorcisor Bus shown in Figure 8 consists of three quad three-state bus transceivers, three HEX buffers, four RAM chips (2K total), one VDG, one Linear Part and four SSI TTL logic parts for decoding. The total chip count is 16 to decode 2K bytes of static RAM and have alpha and full color graphics capability. Further decoding is possible when more RAM is desired in the system.


SWITCH SELECT FOR VDG MODES		
Switch #	VDG Pin	Function
		INV
1	30	GMP
2	29	GM1
3	27	GM2
4	31	INT/EXT
5	34	ALPHA/ SEMI GRAPHICS
6	35	ALPHA/ GRAPHICS
7	39	CSS
		2 1 1 1 1 1 1 6 S S E E I I 5 2 2 2 2 2 2 4 E E X X N N 6 8 8 8 8 8 8 8 X M M T T T T X X X X X X X 6 1 I 1 1 9 9 9 6 6 4 A A A A 9 9 6 6 6 4 4 G G L L L L 2 2 R R P P P P A A H H H H G G G G G G G C P P A A A A R O R O R O R O R O H A L A L A L A L I I I I P O P O P O P O C C N N H R H R H R H R S S V V I I I I I C G C G G G G G 6 4 S R S R S R S R A A A A P P P P H H H H I I I I C C C C S S S S

Figure 9. VDG Mode Switches

Note the OR gate with the output to  $\bar{A}/S$  of the VDG. This gate enables either software or hardware control of the Semographics modes. Software control is desired when switching between Alpha and Semographics-4 mode. The hardware switch input to the OR gate is to cancel out the effects of Data bit 7 on the control pins when Semographics-6 mode is desired. If the gate were not present the switch and resistors would conflict with the data bus bit 7 causing sections on the screen to flicker, resulting in unreliable displayed data.

All control pins (as well as the data bus) must have "solid" information on them and must *not be left floating* at an unknown state. Good grounding of the connectors around the RF output and shielding high frequency areas will enhance the appearance of the television display. The capacitor values around the 3.58 crystal are not extremely critical, but for individual systems a trimmer capacitor may replace the 15 pf capacitor. The mode choice, via the switches, is shown in Figure 9. □

Figures & Listings follow






Figure 8.



00017 \*\*\*\*\*  
 00018 \*\*\*\*\*  
 THE CURSOR MOVES ALONG EACH INDIVIDUAL-  
 BLOCK AS THE DESIRED COLOR IS SELECTED.  
 00019 \*\*\*\*\*  
 A CHOICE OF ONE OF TWO 4 COLOR SETS IS POSSIBLE  
 00020 \*\*\*\*\*  
 WHETHER IT'S A BASIC, A BASIC RANDOM LOGIC  
 00021 \*\*\*\*\*  
 THE SAME HOLDS TRUE ABOUT THE OTHER CONTROL PINS

#### ACCEPTABLE INPUTS

WHITE OR BUFF COLOR GOES IN BLOCK  
 GREEN COLOR GOES IN BLOCK

CYAN COLOR GOES IN BLOCK

ORANGE COLOR GOES IN BLOCK

BLUE COLOR GOES IN BLOCK

MAGENTA COLOR GOES IN BLOCK

YELLOW COLOR GOES IN BLOCK

CLEAR COLOR GOES IN BLOCK

RED COLOR GOES IN BLOCK

GREEN COLOR GOES IN BLOCK

BLACK COLOR GOES IN BLOCK

WHITE COLOR GOES IN BLOCK

```

00219A 412E 20 D3 4103 CURINO BRA
00220A 4130 B1 03 A CLEAR CHPA
00221A 4132 26 D1 4105 BNE JBR
00222A 4134 BD 7F A CHPA
00223A 4137 B1 35 A CHPA
00224A 4139 08 4143 BNE CHPA
00225A 413B CE 0FF A LDX CLRNR
00226A 4140 FF 4003 BNE CHPA
00227A 4141 26 4171 OMEX
00228A 4142 26 414F OMEX
00229A 4143 26 414F OMEX
00230A 4144 CE 0FF A LDX CLRNR
00231A 4145 26 4171 OMEX
00232A 4146 FF 4003 A LDX CLRNR
00233A 4147 B1 32 4171 OMEX
00234A 4148 26 08 4158 BNE CHPA
00235A 4153 CE 0FF A LDX CLRNR
00236A 4156 FF 4003 A STX CLRNR
00237A 4159 16 14 4171 BRA
00238A 415B 81 33 4171 THREEK CHPA
00240A 415D 26 08 4167 BNE CHPA
00241A 415F CE 0FF A LDX CLRNR
00242A 4162 FF 4003 A LDX CLRNR
00243A 4165 20 08 4171 BRA
00244A 4167 B1 36 A SIXK CHPA
00245A 4169 26 9A 4105 BNE CHPA
00246A 416B CE 17FF A LDX CLRNR
00247A 4170 FF 4003 A STX CLRNR
00248A 4171 CE 4000 A MCLR LDX CLRNR
00249A 4174 00 A CLEAN CLR
00250A 4175 FF 4003 A SIXK CHPA
00251A 4177 FE 4003 A LDX CLRNR
00252A 4178 26 08 4184 BNE CHPA
00253A 4179 26 08 4184 BNE CHPA
00254A 417F FF 4003 A LDX CLRNR
00255A 4182 26 0A 412E BRA
00256A 4184 09 A CONT DEX
00257A 4185 FF 4003 A SIXK CHPA
00258A 4188 FE 4001 A LDX CLRNR
00259A 418B 20 E7 4174 BRA
00260A 418C 20 E7 4174 END
TOTAL ORDERS 00000

```

#### CROSS REFERENCE TABLE

40F6 AGAIN 00191800197	4005 BEGIN 00064800100	4005 BEGIN 00064800100	4029 CAY 000780083*	4113 CLEAR 00249002359	4113 CLEAR 00249002359	4025 CLEIN 00067700108	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																	
40F7 INCHL 00025900255	4053 CLRNM 00158000217	4085 CLRNM 00158000217	4012 INCHL 00015800080	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																				
40F8 INCHL 00025900255	4053 CLRNM 00158000217	4085 CLRNM 00158000217	4012 INCHL 00015800080	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																				
40F9 INCHL 00025900255	4053 CLRNM 00158000217	4085 CLRNM 00158000217	4012 INCHL 00015800080	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																				
40FA INCHL 00025900255	4053 CLRNM 00158000217	4085 CLRNM 00158000217	4012 INCHL 00015800080	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																				
40FB INCHL 00025900255	4053 CLRNM 00158000217	4085 CLRNM 00158000217	4012 INCHL 00015800080	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																				
40FC INCHL 00025900255	4053 CLRNM 00158000217	4085 CLRNM 00158000217	4012 INCHL 00015800080	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																				
40FD INCHL 00025900255	4053 CLRNM 00158000217	4085 CLRNM 00158000217	4012 INCHL 00015800080	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																				
40FE INCHL 00025900255	4053 CLRNM 00158000217	4085 CLRNM 00158000217	4012 INCHL 00015800080	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																				
40FF INCHL 00025900255	4053 CLRNM 00158000217	4085 CLRNM 00158000217	4012 INCHL 00015800080	4093 INCHL 00134800140	4062 INCHL 00142400133	4006 INCHL 00142400133	4012 INCHL 00150	4039 INCHL 001514	4021 CYAN 00074 000777*	4097 DCJMP 00126 00182	4062 DECMH 00182 00183*	4064 DECLR 00113 00118*																																																																				
4001 0000 403F B1 52 A CHPA	4052 0001 4051 B1 42 A CHPA	4083 0002 4052 F1 42 A CHPA	4012 0003 4053 F1 42 A CHPA	4093 0004 4054 F1 42 A CHPA	4062 0005 4055 F1 42 A CHPA	4006 0006 4056 F1 42 A CHPA	4017 0007 4057 F1 42 A CHPA	4098 0008 4058 F1 42 A CHPA	4063 0009 4059 F1 42 A CHPA	4007 0010 4060 F1 42 A CHPA	4018 0011 4061 F1 42 A CHPA	4099 0012 4062 F1 42 A CHPA	4064 0013 4063 F1 42 A CHPA	4008 0014 4064 F1 42 A CHPA	4020 0015 4065 F1 42 A CHPA	4095 0016 4066 F1 42 A CHPA	4065 0017 4067 F1 42 A CHPA	4019 0018 4068 F1 42 A CHPA	4096 0019 4069 F1 42 A CHPA	4066 0020 4070 F1 42 A CHPA	4021 0021 4071 F1 42 A CHPA	4097 0022 4072 F1 42 A CHPA	4067 0023 4073 F1 42 A CHPA	4022 0024 4074 F1 42 A CHPA	4098 0025 4075 F1 42 A CHPA	4068 0026 4076 F1 42 A CHPA	4023 0027 4077 F1 42 A CHPA	4099 0028 4078 F1 42 A CHPA	4069 0029 4079 F1 42 A CHPA	4024 0030 4080 F1 42 A CHPA	4010 0031 4081 F1 42 A CHPA	4090 0032 4082 F1 42 A CHPA	4070 0033 4083 F1 42 A CHPA	4025 0034 4084 F1 42 A CHPA	4091 0035 4085 F1 42 A CHPA	4071 0036 4086 F1 42 A CHPA	4026 0037 4087 F1 42 A CHPA	4092 0038 4088 F1 42 A CHPA	4072 0039 4089 F1 42 A CHPA	4027 0040 4090 F1 42 A CHPA	4093 0041 4091 F1 42 A CHPA	4073 0042 4092 F1 42 A CHPA	4028 0043 4093 F1 42 A CHPA	4094 0044 4094 F1 42 A CHPA	4074 0045 4095 F1 42 A CHPA	4029 0046 4096 F1 42 A CHPA	4095 0047 4097 F1 42 A CHPA	4075 0048 4098 F1 42 A CHPA	4030 0049 4099 F1 42 A CHPA	4096 0050 4100 F1 42 A CHPA	4076 0051 4101 F1 42 A CHPA	4031 0052 4102 F1 42 A CHPA	4097 0053 4103 F1 42 A CHPA	4077 0054 4104 F1 42 A CHPA	4032 0055 4105 F1 42 A CHPA	4098 0056 4106 F1 42 A CHPA	4078 0057 4107 F1 42 A CHPA	4033 0058 4108 F1 42 A CHPA	4099 0059 4109 F1 42 A CHPA	4079 0060 4110 F1 42 A CHPA	4034 0061 4111 F1 42 A CHPA	4100 0062 4112 F1 42 A CHPA	4080 0063 4113 F1 42 A CHPA	4035 0064 4114 F1 42 A CHPA	4101 0065 4115 F1 42 A CHPA	4081 0066 4116 F1 42 A CHPA	4036 0067 4117 F1 42 A CHPA	4102 0068 4118 F1 42 A CHPA	4082 0069 4119 F1 42 A CHPA	4037 0070 4120 F1 42 A CHPA	4103 0071 4121 F1 42 A CHPA	4083 0072 4122 F1 42 A CHPA	4038 0073 4123 F1 42 A CHPA	4104 0074 4124 F1 42 A CHPA	4084 0075 4125 F1 42 A CHPA	4039 0076 4126 F1 42 A CHPA	4105 0077 4127 F1 42 A CHPA	4085 0078 4128 F1 42 A CHPA	4040 0079 4129 F1 42 A CHPA	4106 0080 4130 F1 42 A CHPA</